MyPage is a personalized page based on your interests.The page is customized to help you to find content that matters you the most.


I'm not curious
Largest dedicated platform of global Information Technology (IT) job search and career opportunities for IT professionals.If you are hiring IT professionals, post IT & Technology Job Descriptions for free. IT jobs can be viewed anytime from anywhere using mobile devices.

    Filter Results:
  • VERIFICATION ENGINEER (6 - 9 yrs)

    MEC Concepts India Private Limited - timesjobs

    1) Hands on System Verilog and UVM/OVM .2) Have worked at least on one complex project like USB,PCIe, SATA, MIPI,DDR etc. ( not just AHB, APB, I2C,SPI, UART etc.).3) Have done at least one project starting from test planning to writing test environment.To be responsible for managing technology in p...

  • Senior Verification Engineer - System Verilog (5 - 10 yrs)

    WhizChip Design Technologies Pvt. Ltd - timesjobs

    Description Experience in System Verilog.Exposure / experience in verification methodologies like OVM/UVMExpertise in sub-system/SOC verificationsBuilding verification environments using high level languages like System Verilog, OVM/UVM methodologies.Must be good in writing tests, automating regres...

  • Senior Verification Engineer System Verilog (3 - 8 yrs)

    Qusol Consultancy Private Limited - timesjobs

    Senior Verification EngineerSystem Verilog, OVM / UVM Skillset Must Have Block and Top level verification know-how Verification Plan Development System Verilog/OVM or UVM Testbench Development VHDL/Verilog simulation and debug Scripting Nice to have HVL: Specman is a plus End to End RTL Functional ...

  • System Verification Engineer (10 - 15 yrs)

    Infineon Technologies Pvt Ltd - timesjobs

    Work closely with Technical Marketing Concept Engineer to understand the functional non-functional requirements of the productWork with stakeholders to align on project goals and meet themEstimation and planning for the System Verification of the productDevelop system test plans and metricsDefine m...

  • Senior Verification Engineer System Verilog (3 - 8 yrs)

    Qusol Consultancy Private Limited - timesjobs

    Senior Verification EngineerSystem Verilog, OVM / UVM Skillset Must Have Block and Top level verification know-how Verification Plan Development System Verilog/OVM or UVM Testbench Development VHDL/Verilog simulation and debug Scripting Nice to have HVL: Specman is a plus End to End RTL Functional ...

  • Senior Verification Engineer System Verilog (3 - 8 yrs)

    Qusol Consultancy Private Limited - timesjobs

    Senior Verification EngineerSystem Verilog, OVM / UVM Skillset Must Have Block and Top level verification know-how Verification Plan Development System Verilog/OVM or UVM Testbench Development VHDL/Verilog simulation and debug Scripting Nice to have HVL: Specman is a plus End to End RTL Functional ...

  • System Verification Engineer (10 - 15 yrs)

    Infineon Technologies Pvt Ltd - timesjobs

    Work closely with Technical Marketing Concept Engineer to understand the functional non-functional requirements of the productWork with stakeholders to align on project goals and meet themEstimation and planning for the System Verification of the productDevelop system test plans and metricsDefine m...

  • Verification Engineer (4 - 9 yrs)

    NVIDIA GRAPHICS PVT LTD - timesjobs

    In this position, you would be expected to understand the design and implementation, define the verification scopeDevelop a re-configurable and re-usable verification infrastructure using UVM, come up with coverage driven testplan and verify the correctness of the designYou would also be responsibl...

  • Verification Engineer (5 - 8 yrs)

    ASSURE CONSULTING SERVICES PRIVATE LIMITED - timesjobs

    The person should be an Electrical, Electronics or Computer Science Engineer with very good understanding of HDLs (Verilog and/ or VHDL) and Low Power. He/ she should have prior experience in simulation using these languages. He/ she should have a good working knowledge of EDA tools (Cadence/ Other...

  • Senior Verification Engineer System Verilog (3 - 8 yrs)

    Qusol Consultancy Private Limited - timesjobs

    Senior Verification EngineerSystem Verilog, OVM / UVM Skillset Must Have Block and Top level verification know-how Verification Plan Development System Verilog/OVM or UVM Testbench Development VHDL/Verilog simulation and debug Scripting Nice to have HVL: Specman is a plus End to End RTL Functional ...

Awards & Accolades for MyTechLogy
Winner of
REDHERRING
Top 100 Asia
Finalist at SiTF Awards 2014 under the category Best Social & Community Product
Finalist at HR Vendor of the Year 2015 Awards under the category Best Learning Management System
Finalist at HR Vendor of the Year 2015 Awards under the category Best Talent Management Software
Hidden Image Url

Back to Top