MyPage is a personalized page based on your interests.The page is customized to help you to find content that matters you the most.

I'm not curious

MTS Silicon Design Engineer

Location Hyderabad, India
Posted 20-March-2021
The person:

This is a very high visibility role, involving communication across various geographies.
Strong problem-solving, debugging skills and attention to details
Good interpersonal skills (verbal and written)
Strong passion for achievement and career development
Never say die attitude
A self-motivated phenomenal teammate

Key responsibilities:

Responsible for Synthesis, Constraint Generation & Timing closure using industry-standard tools like Design Compiler and Prime Time
Explore various Synthesis flow options to bridge the difference between Physical Design teams QoR with that of IP
Independently be able to evaluate and map RTL to Netlists for coming up with possible timing improvements with RTL modification
Understanding various ECO flows and exploring ECO implementation both manual and automated
Debugging Logic Equivalency failures using Formality
Evaluates all aspects of the process flow from high-level design to synthesis, timing, power and other front-end activities like Lint / CDC etc.
Should be able to come up with various simulation scenarios for power stress and perform Power Analysis using state of art EDA tools like Power Artist / Prime Time (Power)
Should have strong scripting abilities, and familiarity with databases to automate wherever it is vital

Preferred experience:

A strong interest and passion for ASIC Design
An inquisitive mind that is eager to explore beyond the defined processes and flows, for highest quality deliverables.
Strong Digital logic Design principles and Analysis skills.
Some experience with Simulation, Synthesis tools
Good understanding of Verilog HDL coding for synthesis and ASIC Frond-End implementation flows
Strong UNIX and scripting languages like shell/Perl/Python
Familiarity with Tcl is a huge plus.

Academic credentials:

Minimum BE/ME EE/CE, or equivalent degree with about 9 years of hands-on design/synthesis/LEC/timing/power closure experience in ASIC product development.
Min 9 to 12 Years.

Awards & Accolades for MyTechLogy
Winner of
Top 100 Asia
Finalist at SiTF Awards 2014 under the category Best Social & Community Product
Finalist at HR Vendor of the Year 2015 Awards under the category Best Learning Management System
Finalist at HR Vendor of the Year 2015 Awards under the category Best Talent Management Software
Hidden Image Url