MyPage is a personalized page based on your interests.The page is customized to help you to find content that matters you the most.

I'm not curious

ASIC Digital Design Engr, II

Location Bengaluru, India
Posted 02-September-2021


INDIA - Bangalore

Job Description and Requirements

The candidate will be part of the RD in Solutions Group at our Bangalore Design Center, India. The position offers learning and growth opportunities. This is a Technical Individual Contributor role and offers challenges to work in a multi-site environment on technically challenging IP Cores in a role that will include IP Design using latest HDL and design Flows .
Job Responsibilities -
Will be working on the next generation Signal processing/Channel Coding IP for commercial, Enterprise and Automotive applications Such as Image compressions, Low latency FEC
Understand Standard Specifications/ the functional specifications/ feature enhancements for the product and create architecture and micro-architecture with detailed design documents for some of the components of the design for medium to high complexity functionality.
Be an individual contributor in the Design TasksRTL coding of design, synthesis, CDC analysis, debug, Test development etc.
May need to interact with customers to discuss/ understand customers specification requirements, if needed .
The candidate will work in a project and team oriented environment with teams spread across multiple sites, worldwide.
Must have BSEE in EE with 5+ years of relevant experience or MSEE with 4+ years of relevant experience in the following areas:
Knowledge of one or more of protocols: Image compression algorithms such as DSC, MPEG,
Knowledge of AMBA (AMBA2, AXI)
Hands on experience with architecting/ micro-architecture/ detailed design from Functional Specifications. Must have worked on Data path and mathematically intensive designs.
Preferred experience in control path oriented designs like asynchronous FIFO, DMA architectures, SPRAM/ DPRAM interface design, etc.
Hands on experience with Synthesizable Verilog/ System Verilog RTL coding for ASIC designs and Simulation tools
Lint, CDC, Synthesis flow and static timing flows, Formal checking, etc is a must for candidates with design background
Experience with Perforce or similar revision control environment
Knowledge of Perl/Shell scripts.
Exposure to quality processes in the context of IP design and verification is an added advantage
Ability to work/ Prior experience as a Technical Lead for a small team is a major plus.

In addition, the candidate should have good communication skills, should be a team player and possess good problem solving skills.

Job Category




Job Subcategory

ASIC Digital Design

Hire Type


Awards & Accolades for MyTechLogy
Winner of
Top 100 Asia
Finalist at SiTF Awards 2014 under the category Best Social & Community Product
Finalist at HR Vendor of the Year 2015 Awards under the category Best Learning Management System
Finalist at HR Vendor of the Year 2015 Awards under the category Best Talent Management Software
Hidden Image Url